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ABSTRACT
This paper details design, development and test of the Low Cost OFDM Transceiver (LCOT) LCT2-040-2200 module at S band. The goal of the project is to provide a low cost transmit and receive unit for demonstrating OFDM communication on a flight platform. The LCOT module is built to transmit and receive OFDM signals. It transmits OFDM signals at 10W power out through a custom built high power amplifier and conforms to the IEEE 802.11.g spectral emissions mask. 
SUBJECT TERMS
INTRODUCTION
Increasing demand for higher data throughput coupled with limitations on available spectrum has motivated several efforts focused on the development of new higher efficiency waveforms for use in the challenging aeronautical telemetry environment where there is a strong need for greater channel capacity
The OFDM waveform uses space, frequency and time diversity, as well as innovative signal processing techniques to achieve five times the spectral efficiency of legacy PCM/FM while maintaining a similar detection efficiency. The technical challenge involves the generation of complex LDPC codes, generation of OFDM modulation signal, and generation of a 10 W high PAPR amplifier inside a small and ruggedized enclosure.
The Low Cost OFDM Transceiver (LCOT) is based on NASA's legacy LCT2 platform and solves this technical challenge by using state of the art COTS RF devices for the analog front and back ends, and by incorporating Field Programmable Gate Arrays (FPGA) as its main digital signal processing engine. 
LCOT SYSTEM SPECIFICATIONS
This section details the specifications of the LCOT system and its main components. The section begins with a table of specifications as well as a description of the required spectral emissions mask.
TRANSCEIVER REQUIREMENTS
The specifications of the LCOT module determine the required performance of the transceiver in order to comply with the link budget. An abbreviated specification table is given in Table 3 .1.
OFDM TRANSMIT SPECTRAL MASK
The LCOT module was required to transmit 10W and to conform to the IEEE 802.11.g transmit spectral mask. The specifications are shown in Figure 3 .0 below. IEEE defines the permitted distribution of signal power for each 802.11 layer amendment and to which the measured Spectral Mask must be compared: 
LCOT SYSTEM DESCRIPTION
The dynamic range of the LCOT system is 36dB when tested in the lab using loop back mode. In this mode, the output of the LCOT at 10W, 2200MHz is attenuated and down-converted through a series of mixers to translate the signal to the LCOT receiver frequency at 2377.5MHz. The slant range is 110km and is recorded at the point where the receiver ceases to be error free under these conditions.
DESIGN APPROACH
The LCOT module consists of the mezzanine section, transceiver, HPA module and DC/DC converter board. The interfaces between the various sections are shown in the system diagram in Figure 4 .2 below. The main inputs are the RF input, the DC power input, the Ethernet, the RS232 control and the LVDS I/O. The main outputs are the RF output from the HPA and the LVDS outputs.
SUBSYSTEMS
In this section, the individual subsystems for the LCOT module are described in detail.
DC/DC CONVERTER:
The LCOT is powered off two Vicor Converters. The PA DC converter is V24C28T100BL2. The 5V converter is V24C5H100BG2. These are shown in Figure 4 .3 below. Voltage regulators are used on each subsidiary power line to supply individual voltages to the mezzanine, transceiver and HPA boards. The input power to the LCOT is 28V and 6A. 
TRANSCEIVER BOARD:
The transceiver board is shown in Figure 4 .4 below. The transmitter receives user data from the LVDS serial clock and data (streaming mode), the network UDP (network mode), or from the internal PRN generator (streaming mode). The Virtex-4 FPGA performs LDPC encoding and OFDM modulation of the received user data. The real (I) and imaginary (Q) components of the OFDM signal are converted into analog domain using two AD9772A DACs. The AD8346 modulator generates an S-Band (2200MHz) OFDM signal from the two I and Q analog signals. The S-Band signal is amplified to a medium power level (0-4dBm) for input to the high power amplifier module.
On the receive side, the RF receive frequency is set to 2377.5MHz. This RF signal is fed through a pre-amp, ZRL-2400, and then through two stages of low noise -amplification. The HLX synthesizer mixes with the input RF frequency to down-convert to 70MHz. The AD8370 variable gain amplifier is part of the receiver AGC. Its gain is adjusted during OFDM short preamble period and then held constant for the remaining of the OFDM packet. The resulting down-converted signal is fed through to the ADC. The ADC feeds the digitized signal to the Virtex-4 FPGA and on to the Virtex-6 FPGA on the mezzanine for OFDM demodulation. 
MEZZANINE BOARD :
The mezzanine board consists of Virtex-5 and Virtex-6 FPGAs. The Virtex-6 FPGA receives the digitized OFDM signal from the Virtex-4 FPGA on the transceiver board. The Virtex-6 FPGA performs demodulation and LDPC decoding of the OFDM signal. The recovered UDP packets are fed to the Virtex-5 FPGA for network output, whilst the recovered streaming data is fed to the Virtex-4 FPGA for LVDS serial clock and data output. The streaming data is also fed to the internal PRN receiver for BER calculation.
The Virtex-5 FPGA includes an embedded Power-PC processor that performs networking (TCP/UDP/IP) stack for LCOT. The processor also provides the user control interface through the UART port. The processor system diagram is shown in Figure 4 .5 below. The processor clock speed is 400MHz whilst the system bus speed is 100MHz. The devices used in the LCT2-040-2200 power amplifier module were GaN devices manufactured by Nitronex. These were seen to be the optimum choice in terms of available output power, bandwidth and efficiency. Three devices were used, NPTB00004, NPTB00050 and NPT25100, to form a three stage high power amplifier.
The three stage LCOT power amplifier was simulated on ADS. The S parameters and nonlinear models for the transistor devices were obtained from Nitronex. The first stage was designed for maximum gain and good input return loss. The second stage was designed for flat gain. The third stage was designed for maximum power delivered to the load. All stages were designed to be unconditionally stable.
The dimensions of the LCOT PA are 3.74 x 1.24 inches. The layout is shown below in Figure 4 .6 along with a description of the various sections of the module.
TEST RESULTS
Measurements of the LCOT were taken in the lab at Edwards Air Force Base. A test transceiver was used to generate a two way link to test successful and error free demodulation of the received OFDM signal. In addition, the transmitted signal at 10W average output power met the IEEE 802.11g transmit spectral mask and data was received with no errors over the full dynamic range. 
CONCLUSIONS
The LCOT unit meets the technical challenge of LDPC codes, generation of OFDM modulation signal, and transmission of 10 W high PAPR signal inside a small and ruggedized enclosure. The LCOT module achieves a low cost solution by using off-the-shelf RF devices for the analog front and back ends and also incorporates a Field Programmable Gate Array (FPGA) as its main digital signal processing engine. The 10W transmitted signal passes the IEEE 802.11g spectral mask specifications.
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